

MOTHER BOARD REGISTERS									
GEOGRAPHICAL ADDRESS + A(10:7) + INTERNAL ADDRESS(5 bits)									
DEC	INTERNAL BIN	INTERNAL Hex	R/W	FONCTION	BITS	VMEDATA	init value		
LOCAL Register (A10:7) = 0000									
0	0	0	W/R	base address register	31:0				
1	1	4	W	reset general		sent to all chips			
2	10	8	R	status	9	data_bus externe au chip vme			
					8	quick answer			
					4	busy vme bloque busy initialisation			
					3:0	pu-ready			
3	11	C	R	board identificator	7:0	switch hard on board			
4	100	10	W	force busy	0	1 busy forced to 1 (default during initialisation)			
					1	1 data bus extern chip VME(vmeconfig)			
					2	1 quick answer 2clock(vmeconfig)			
					3	1 quick answer 4clock(vmeconfig)			
				Jtag version					
15	1111	3C							
BUSY Registers (A10:7) = 0000									
1	10001	44	W	reset and control				0 pu1_busy1	
					16	send sreq		1 pu2_busy1	
					8	write duration busy to fifo	1xx	2 pu3_busy1	
					4	reset timing	1x	3 pu4_busy1	
					3	reset interval wr fifo counter	8	4 pu1_busy2	
					2	reset sreq counter	4	5 pu2_busy2	
					1	reset busy duration	2	6 pu3_busy2	
					0	reset fifo	1	7 pu4_busy2	
2	10010	48	R	status	25	busy_active (idem..)	2xxxxxx		
					24	busy_pu (idem ...)	1xxxxxx		
					23:16	mask busy(idem..)	FFxxxx		
					14:13	fifo FF 4xxx EF 2xxx			
					12	enable sreq(idem..)	1xxx		
					11	sreq out	8xx		
					10	sreq in	4xx		
					9	enable busy(idem ..)	2xx		
					8	busy out	1xx		
					7:0	busy in	FF		
3	10011	4C	W/R	miscellaneous	23:16	mask busy	FFxxxx	16 pu1_busy1	
					12	enable SREQ	1xx	17 pu2_busy1	
					9	enable busy	2x	18 pu3_busy1	
					1	1 mode normal		19 pu4_busy1	
					1	0 mode manual (read fifo by VME authorized)		20 pu1_busy2	
					0	busy source: 1 = PU, 0 = VME		21 pu2_busy2	
4	10100	50	W/R	interval wr fifo	31:0	write to fifo each (div_clock * value)		22 pu3_busy2	
5	10101	54	W/R	sreq max	31:0	sreq sent if count_busy > value		23 pu4_busy2	
6	10110	58	W/R	div clock	7:0	busy count each (100 nS + 25nS*(n -1))			
7	11000	60	R	read fifo	19:18	full fifo 8xxx / empty fifo4xxx before reading fifo			
					17:16	full fifo 2xxxx/ empty fifo1xxxx after reading fifo			
					15:0				
8	10111	5C	R	read duration busy	15:0				
9	11001	64	R	read sreq counter	31:0				
A	11010	68	W	send busy	15:8	send busy	FFxx		
IRQ Registers (A10:7) = 00011									
1	00001	184	W	reset	13:0	reset pending and request IRQ by VME			
2	00010	188	R	status1	13:0	state of input IRQ (cf list) before mask	FEXX XXXX		
					23:17	state of REAL output IRQ after enable	FE XXXX		
2	00011	18C	R	status2	13:0	state of interrupt request not sent	FEXX XXXX		
					28:17	state of interrupt request to be sent	FE XXXX		
3	00100	190	W/R	mask/enable	16	enable irqout	FE XXXX		
					13:0	mask irqinput	3FFF		
9	00101	194	W/R	mapping 1 output IRQ	7:1	1 output IRQ			
					10:8	1 output coded			
						102=IRQ1,204=IRQ2, 308=IRQ3, 410=IRQ4			
						520=IRQ5, 640=IRQ6			
10	10000	1C0		INPUT IRQ STATUS ID	7:0	pu1_irq1(0) default 1		0 pu1_irq1	
	10004	1C4				pu1_irq2(1) default 2		1 pu1_irq2	
	10010	1C8				pu2_irq1(2) default 3		2 pu2_irq1	
	10011	1CC				pu2_irq2(3) default 4		3 pu2_irq2	
	10100	1D0				pu3_irq1(4) default 5		4 pu3_irq1	
	10101	1D4				pu3_irq2(5) default 6		5 pu3_irq2	
	10110	1D8				pu4_irq1(6) default 7		6 pu4_irq1	
	10111	1DC				pu4_irq2(7) default 8		7 pu4_irq2	
	11000	1E0				oc1_irq(8) default 9		8 oc1_irq	
	11001	1E4				oc2_irq(9) default 10 A		9 oc2_irq	
	11010	1E8				oc3_irq(10) default 11 B		10 oc3_irq	
	11011	1EC				oc4_irq(11) default 12 C		11 oc4_irq	
	11100	1F0				irq_temp(12) default 13 D		12 temp_irq	
	11101	1F4				irq_busy(13) default 14 E		13 busy_irq	
BOOT PU Registers (A10:7) = 00001									
DEC	INTERNAL BIN	INTERNAL Hex	R/W	FONCTION	BITS		init value		
TTC Registers (A10:7) = 0010									

