

MOTHER BOARD REGISTERS GEOGRAPHICAL ADDRESS + A(10:7) + INTERNAL ADDRESS (5 bits)										
DEC	INTERNAL BIN	INTERNAL Hex	R/W	FONCTION	BITS	VMEDATA	init value			
<b>LOCAL Register (A10:7) = 0000</b>										
0	00000	0	W/R	base address register	31:0					
1	00001	4	W	reset general						
2	00010	8	R	status						
						9	data_bus externe au chip vme			
						8	quick answer			
						4	busy vme bloque busy initialisation			
						3:0	pu-ready			
3	00011	C	R	board identifier	7:0	switch hard on board				
4	00100	10	W	force busy	0	1 busy forced to 1 ( default during initialisation)				
					1	1 data bus extern chip VME( vmeconfig)				
					2	1 quick answer 2clock( vmeconfig)				
					3	1 quick answer 4clock( vmeconfig)				
				Jtag version						
15	01111	3C								
<b>BUSY Registers (A10:7) = 0000</b>										
1	10001	44	W	reset and control						0 pu1_busy1
										1 pu2_busy1
										2 pu3_busy1
										3 pu4_busy1
					16	send sreq				4 pu1_busy2
					8	write duration busy to fifo		1xx		5 pu2_busy2
					4	reset timing		1x		6 pu3_busy2
					3	reset interval wr fifo counter		8		7 pu4_busy2
					2	reset sreq counter		4		
					1	reset busy duration		2		
					0	reset fifo		1		
2	10010	48	R	status	25	busy_active (idem..)		2xxxxxx		
					24	busy_pu (idem ...)		1xxxxxx		
					23:16	mask busy( idem..)		FFxxxx		
					14:13	fifo FF 4xxx EF 2xxx				
					12	enable sreq( idem..)		1xxx		
					11	sreq out		8xx		
					10	sreq in		4xx		
					9	enable busy(idem ..)		2xx		
					8	busy out		1xx		
					7:0	busy in		FF		
3	10011	4C	W/R	miscellaneous	23:16	mask busy		FFxxxx		16 pu1_busy1
					12	enable SREQ		1xx		17 pu2_busy1
					9	enable busy		2x		18 pu3_busy1
					1	1 mode normal			0	19 pu4_busy1
					1	0 mode manual (read fifo by VME authorized)				20 pu1_busy2
					0	busy source: 1 = PU, 0 = VME				21 pu2_busy2
4	10100	50	W/R	interval wr fifo	31:0	write to fifo each (div_clock * value)			1	22 pu3_busy2
5	10101	54	W/R	sreq max	31:0	sreq sent if count_busy > value			1	23 pu4_busy2
6	10110	58	W/R	div clock	7:0	busy count each (100 nS + 25nS*( n -1))				
7	10111	5C	R	read fifo	19:18	full fifo 8xxxx / empty fifo4xxxx before reading fifo				
					17:16	full fifo 2xxxx/ empty fifo1xxxx after reading fifo				
					15:0					
8	11000	60	R	read duration busy	15:0					
9	11001	64	R	read sreq counter	31:0					
A	11010	68	W	send busy	15:8	send busy		FFxx		
<b>IRQ Registers (A10:7) = 00011</b>										
1	00001	184	R	reset	7:1	reset output IRQ by VME				
2	00010	188	R	status	31:25	state of output IRQ before enable no memory		FEXX XXXX		
					23:17	state of REAL output IRQ after enable		FE XXXX		
					13:0	state of input IRQ (cf list) before mask		3FFF		
3	00011	18C	W/R	mask/enable	23:17	enable irqout		FE XXXX		
	01000				13:0	mask irqinput		3FFF		
9	01001	1A4	W/R	irqout identifier IRQ1	7:1	status IRQ OUT 2 xxxx 2xx xxxx				
A	01010	1A8	W/R	irqout identifier IRQ2	7:1	status IRQ OUT 4 xxxx 4xx xxxx				
B	01011	1AC	W/R	irqout identifier IRQ3	7:1	status IRQ OUT 8 xxxx 8xx xxxx				
C	01100	1B0	W/R	irqout identifier IRQ4	7:1	status IRQ OUT 1x xxxx 1xxx xxxx				
D	01101	1B4	W/R	irqout identifier IRQ5	7:1	statusIRQ OUT 2x xxxx 2xxx xxxx				
E	01110	1B8	W/R	irqout identifier IRQ6	7:1	status IRQ OUT 4x xxxx 4xxx xxxx				
F	01111	1BC	W/R	irqout identifier IRQ7	7:1	status IRQ OUT 8x xxxx 8xxx xxxx				
10	10000	1C0		INPUT IRQ					status	
	10004	1C4				pu1_irq1->2 7:0 4 7:1 2			1	0 pu1_irq1
	10010	1C8		10:8 link to coded IRQ output		pu1_irq2->3 7:0 8 7:1 4			2	1 pu1_irq2
	10011	1CC		7:1 link to IRQ output		pu2_irq1->2 7:0 4 7:1 2			4	2 pu2_irq1
	10100	1D0				pu2_irq2->3 7:0 8 7:1 4			8	3 pu2_irq2
	10101	1D4				pu3_irq1->2 7:0 4 7:1 2		1x	4	4 pu3_irq1
	10110	1D8				pu3_irq2->3 7:0 8 7:1 4		2x	5	5 pu3_irq2
	10111	1DC				pu4_irq1->2 7:0 4 7:1 2		4x	6	6 pu4_irq1
	11000	1E0				pu4_irq2->3 7:0 8 7:1 4		8x	7	7 pu4_irq2
	11001	1E4				oc1_irq ->4 7:0 10 7:1 8		1xx	8	8 oc1_irq
	11010	1E8				oc2_irq ->4 7:0 10 7:1 8		2xx	9	9 oc2_irq
	11011	1EC				oc3_irq ->4 7:0 10 7:1 8		4xx	10	10 oc3_irq
	11100	1F0				oc4_irq ->4 7:0 10 7:1 8		8xx	11	11 oc4_irq
	11101	1F4				irq_temp->5 7:0 20 7:1 10		1xxx	12	12 temp_irq
						irq_busy->6 7:0 40 7:1 20		2xxx	13	13 busy_irq
<b>BOOT PU Registers (A10:7) = 00001</b>										

DEC	INTERNAL BIN	INTERNAL Hex	R/W	FONCTION	BITS		init value
<b>TTC Registers (A10:7) = 0010</b>							
0	00000	100	R	dummy			
1	00001	104	W/R	ctrl	7:5	pulses 7=TTC_reset, 6=clear status, 5=flush	
					4	L1A mode double pulse	
					3	clk_sel 0: local, 1 ttrx	
					2:0	0= VME mode, 1 local mode, 2 TTC mode	
2	00010	108	W	BCID register	12:0		
3	00011	10C	W	EVID register	32:0		
4	00100	110	W	ttype register	8:0		
5	00101	114	R	Status register	25:24	25 TTCclock present 24 TTRX working	
				DL_ERR	23:16	non double L1A count in double_11a mode	
				DB_ERR	15:8	double error strobe count	
				SIN_ERR	7:0	single error strobe count	
<b>PU Transparent Registers (A10:7) = 0100 -&gt; 0111</b>							
0	00000	200	W/R	dummy 32 bits register		pu-nul6	
1	00001	204	W	reset	5:4	5:fifo_int 4:fifo-ext	
					3:2	reset feb2s, feb1s	
					1:0	reset feb2, feb1	
2	00010	208	R	status	5:0	pa2, pa1, full2, full1, empty2, empty1 EXT	
					11:8	full2, full1, empty2, empty1 INT	
					16	config(0)	
4	00100	210	W/R	configuration register	31:16	pulse length	FFFFxxxx
					0	1: fifo1-2<= feb1-2, 0: fifo1-2 <= feb1-2S	
					1	1: led_ini: 40 MHz, 80MHz WENN fifo	
					1	0: errors et link ready	
5	00101	214	R	read fifo_int			
6	00110	218	W/R	pulse and set/reset busy	9:8	set reset9: irq2 8: irq1	3xx
					5:4	set reset 5: busy2 4: busy1	3x
					1:0	pulse busy 1 busy2, 0: busy1	3
1f	11111	2FC	W/R	version			
<b>OUTPUT CONTROLLER Registers (A10:7) = 1000 -&gt; 1011</b>							
0	00000	400	R	status			
1	00001	404	W	reset		REGR	
2	00010	408	W/R	config		config	
4	00100	410	W	format version number reg		REGF	
8	01000	420	W	source identifier reg		REGI	
16	10000	440	W	detector event type reg		REGE	
18	10010	448	W	etector format version number reg		REGD	
<b>STAGING Registers (A10:7) = 1100 -&gt; 1111, 60-68-70-78</b>							
	led_high					sans feb alumée/ avec feb ( 1 ou 2) count	
	led_low					sans feb emit / avec feb ( 1 ou 2) count	
0	00000	600	W/R	dummy 32 bits register			
1	00001	604	W	commande	18	rst min_max temp	4xxxx
					17:16	rst count_feb2, feb1 error	3xxxx
					11:8	error link2s, link1s----link not ready link2s, link1s	Fxx
					7:6	error link2, link1	CX
					5:4	link not ready link2, link1	3X
					3:2	reset link2s, link1s	C
					1:0	reset link2, link1	3
2	00010	608	R	status	29:28	feb2 dav, feb1 dav	
					27:24	feb2_lnk_rdy, feb1_lnk_rdy, feb2_error, feb1-error	
					23:20	fifo stag flag23 :full2, 22 full1, 21 empty2, 20 empty1	
					17:16	busy_delay, busy_emit	3xxxx
					15:8	count_feb2_error	FFxx
					7:0	count_feb1_error	FF
4	00100	610	W/R	configuration register	9:0	nb mots/event	3FF
					31:16	nb de events	FFFFxxxx
5	00101	614	W/R	config2 register	25:16	delay entre events	3Fxxxx
					14	1 input non stoppées si Glink non locké	4xxx
					13	1 infinite loop	2xxx
					12	1 block emission avec spare0 from PU	1xxx
					11	1 feb input with bit 16 to PU	8xx
					10	1 feb input with bit 16= read fifostag	4xx
						1 leds =counter 0 high= light low= start_emit	
					9	1 feb_input to data2	2xx
					8	1 feb_input to data1	1xx
					6	0 pu is ready	4x
				stag2puOK	5	en mode staging 1 out sur own PU, 0 sur autre	2x
				staging	4	1 mode staging 0 pas en staging	1x
				sel_out	3	0=> datafeb2s=0, 1=>datafeb2s=data_ram(31-16)	8
					2	0=> datafeb2=0, 1=>datafeb2=data_ram(31-16)	4
					1	0=> datafeb1s=0, 1=>datafeb1s=data_ram(15-0)	2
					0	0=> datafeb1=0, 1=>datafeb1=data_ram(15-0)	1
6	00110	618	W/R	adresse de départ	9:0		
7	00111	61C	W/R	data dans Ram			
8	01000	620	W	start emission	0		
16	10000-10111	740->75C	R	temp	23:0	23:16 max, 15:8 min, 7:0 actuel	
	11111	6FC		version			

ROM Registers AM=2F, A24, A24-A20=GEADD				
	03(00)	R	checksum	
	07(04)	R		
	0B(08)	R	length of ROM	
	0F(0C)	R		
	13(10)	R	Rom data Access	=84 ID D32 or D16 or D08
	17(14)		CSR data Access	=84 ID D32 or D16 or D08
	1B(18)		CR/CSR Space Specification	
	1F(1C)		???	= 43 ( ASCII C )
	23(20)		???	= 52 ( ASCII R )
	27(24)			CERN =
	2B(28)		manufacturer ID	
	2F(2C)			
	33(33)			
	37(34)		Board ID	???
	3B(38)			
	3F(3C)			
	43(43)			
	47(44)		Revision ID	???
	4B(48)			
	4F(4C)			
	53(53)			
	57(54)		Pointer to a string	
	5B(58)			
	5F(5C)			
	CBC(8)			
	CF(CC)		Offset to Begin Serial Number	
	D3(D0)			
	D7(D4)			
	DB(D8)		Offset to End Serial Number	
	DF(DC)			
	E3(E0)		slave characteristic	=6
	F7(F0)		Interrupter	= 7E
	103(100)		function 0 Acces DAWPR	= 84
	123(120)		funct 0 AM Code 8 bytes	AA00
	..			AM = 09,0B, 0D, 0F
	13F(13C)			
	623(620)			dépend de shift pour fifo mode ????
	627(624)		funct 0 ADEM 4 bytes	
	62B(628)			
	62F(62C)			
CSR Registers AM=2F, A24, A24-A20=GEADD				
	7FFF(7FFC)		BAR( base adresse)	7:3 geadd
	7FFB(7FF8)		Bit set register	4 enable module---- all others not used in module
	7FF7(7FF4)		Bit clear register	4 disable module---- all others not used in module
	7FF63(7FF60)			
	7FF67(7FF64)		funct 0 ADER 4bytes	
	7FF6B(7FF68)			
	7FF6F(7FF6C)			